Academic Journal
Q2Microelectronic Engineering
About Microelectronic Engineering
Microelectronic Engineering is a scholarly journal published by Elsevier B.V.. SCImago 2025 lists it in Q2, with an SJR of 0.595 and H-index of 119.
Coverage: 1983-2026. Research categories: Atomic and Molecular Physics, and Optics (Q2); Condensed Matter Physics (Q2); Electrical and Electronic Engineering (Q2); Electronic, Optical and Magnetic Materials (Q2); Nanoscience and Nanotechnology (Q2); Surfaces, Coatings and Films (Q2).
Source-backed journal facts
Topics in published research
Semiconductor materials and devices; Advancements in Photolithography Techniques; Integrated Circuits and Semiconductor Failure Analysis; Advancements in Semiconductor Devices and Circuit Design; Nanofabrication and Lithography Techniques; Advanced Surface Polishing Techniques.
OpenAlex classifies topics from published works. These topics are not the publisher’s official aims and scope.
Reported open-access list prices
2,860.00 USD; 2,610.00 EUR; 2,290.00 GBP; 337,420.00 JPY
APC list prices reported by OpenAlex, which obtains this information from DOAJ. Confirm current charges, taxes, waivers and eligibility with the publisher; this is not a fee quotation.
Source: OpenAlex source record. Retrieved 2026-10-03. Source record updated 2026-10-02. OpenAlex metrics are different from SCImago metrics and the Clarivate Journal Impact Factor.
Journal Metrics
Quartile, SJR and the listed SCImago H-index use the 2025 imported SCImago dataset. A quartile may vary by subject category. Values without a source or reporting year are unverified historical entries. Verify the current Journal Impact Factor with Clarivate or the publisher before using it.
Aims & Scope
The publisher’s official aims and scope have not yet been verified for this profile. Use the journal website to check subject fit and accepted article types before submitting.
Recent Research Articles
Latest publications matched automatically by ISSN.
Design of a memristive Chen chaotic system featuring hardware-friendly nonlinearity and its fully integrated circuit validation using SMIC 180 nm CMOS process
Zhikui Duan, Yuqi Wang, Jiacheng Li, Xinmei Yu et al.
2027-01 · DOI: 10.1016/j.mee.2026.112486Editorial Board
2027-01 · DOI: 10.1016/s0167-9317(26)00068-7High-robustness and high-density VCMA-MRAM with energy-efficient BL-write scheme
Yaling Wang, Chao Wang, Jiaxin Li, Xiaoyang Xu et al.
2027-01 · DOI: 10.1016/j.mee.2026.112498Logic and SRAM design co-optimization for A7 monolithic CFETs using backside gate contact-enabled hybrid power delivery
Hao He, Lijun Xu, Xiaoning Ma, Kunlong An et al.
2027-01 · DOI: 10.1016/j.mee.2026.112501Understanding the impact of vdW gap on the reliability of nanoscale MoS2 FETs by TCAD modeling
Yezhu Lv, Yehao Wu, Yury Yu. Illarionov
2027-01 · DOI: 10.1016/j.mee.2026.112499Cu-ion dynamics-regulated forming-free resistive switching in two-dimensional Ferroionic CuBiP2Se6
Yutao Li, Weili Zhen, Ce Li, Zirui Zhang et al.
2027-01 · DOI: 10.1016/j.mee.2026.112508Ultra-low power electronics with steep sub-threshold swing devices, ferroelectric materials, and cryogenic operation
Darsen D. Lu, Hao-Yu Lu, Chia-Chi Hsieh, Ting-Yin Huang et al.
2027-01 · DOI: 10.1016/j.mee.2026.112504LWR-driven hot carrier degradation-induced variability in CMOS devices: mechanisms and mitigation
Yaoting Wang, Yongyu Wu, Hai Wang, Zenan Wang et al.
2027-01 · DOI: 10.1016/j.mee.2026.112489Pt redistribution in Ni(Pt)Si layers obtained via total vs. partial reactions and its impact on specific contact resistivity
Sophie Guillemin, Lillà Ferreint-Roselli, Patrice Gergaud, Nicolas Bernier et al.
2027-01 · DOI: 10.1016/j.mee.2026.112502Challenges in Cu PVD optimization for high-aspect-ratio via metallization
Hugo Nuez, Alice De Sousa Martins, Magali Gregoire, Rodolphe Bancheri et al.
2027-01 · DOI: 10.1016/j.mee.2026.112497WOx interfacial engineering for imprint suppression in HfZrO2 ferroelectric capacitors
Zibo Dong, Zeping Weng, Daolin Cai, Yi Zhao et al.
2027-01 · DOI: 10.1016/j.mee.2026.112500Modified compact modeling of tunnel diodes and its applications in ternary logic circuits
Jingyi Liu, Guangchao Zhao, Philippe Coquet, Mingqiang Huang et al.
2027-01 · DOI: 10.1016/j.mee.2026.11250540 nm-thick Pt/(Al0.9Sc0.1)N/Pt ferroelectric capacitor stacks for logic-embedded memory on 300 mm Si with wafer-scale uniformity and process stability
Soshun Doko, Naoko Matsui, Toshikazu Irisawa, Koji Tsunekawa et al.
2027-01 · DOI: 10.1016/j.mee.2026.112496Monolayer germanium-sulfide nanoribbons with edge defects: A quantum-transport study
Tomo Vukadin, Josip Jaram, Mislav Matić, Mirko Poljak et al.
2027-01 · DOI: 10.1016/j.mee.2026.112503Channel width-dependent Schottky barrier modulation in ambipolar charge-trap memory
Yoojin Seol, Hyeongyu Kim, Dabok Lee, Ki-Ju Park et al.
2027-01 · DOI: 10.1016/j.mee.2026.112507Design of temperature resistant dual band VCO with integrated TFC circuit for studying aging affect using machine learning framework
Susankar Borgohain, Khrishtina Dutta, Rashmi Choudhury, Ruchira Mazumdar et al.
2027-01 · DOI: 10.1016/j.mee.2026.112506Interface engineering for dual-gated graphene transistors with high-k Bi4Ti3O12 dielectric layer
Tian Tian, Hui Xie, Haihua Wang, Jing Wan et al.
2026-11 · DOI: 10.1016/j.mee.2026.112485Editorial Board
2026-11 · DOI: 10.1016/s0167-9317(26)00049-3From dopant diffusion to optical functionality: A computational study of hyperdoped silicon
Alberto Debernardi
2026-11 · DOI: 10.1016/j.mee.2026.112475Exploring the relationship between doping and Ti-silicidation for advanced FDSOI applications
Marie Merlin, Théo Cabaret, Helen Grampeix, Nicolas Gauthier et al.
2026-11 · DOI: 10.1016/j.mee.2026.112482Reviews
Community Reviews
Version History
October 4, 2026 at 9:13 pm
October 2, 2026