Skip to content
JournalsWorldThe Global Research Discovery Platform
SCHOLARLY PUBLICATION

A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS

Jason Howard, Saurabh Dighe, Yatin Hoskote, Sriram R. Vangal, David Finan, Gregory Ruhl, David R. Jenkins, Howard Wilson, Nitin Borkar, G. Schrom, Fabrice Paillet, Shailendra Jain, Tiju Jacob, Satish Yada, Sraven Marella, Praveen Salihundam, Vasantha Erraguntla, Michael Konow, Michael Riepen, Guido Droege, Joerg Lindemann, Matthias Gries, Thomas Apel, Kersten Henriss, Tor Lund-Larsen, Sebastian Steibl, Shekhar Y. Borkar, Vivek K. De, Rob Van der Wijngaart, Timothy G. Mattson

📖 Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference 📅 2010-02-01 🔗 DOI: 10.1109/isscc.2010.5434077

📄 Abstract

A 567 mm2processor on 45 nm CMOS integrates 48 IA-32 cores and 4 DDR3 channels in a 6×4 2D-mesh network. Cores communicate through message passing using 384 KB of on-die shared memory. Fine-grain power management takes advantage of 8 voltage and 28 frequency islands to allow independent DVFS of cores and mesh. As performance scales, the processor dissipates between 25 W and 125 W.

📤 Share this page

Found this useful? Share it with your network.

✓ Link copied! Paste it on ResearchGate / Academia.edu